







**ECS**  
**CONFIDENTIAL**

## Page Index

- 1 Cover Page
- 2 Block Diagram
- 3 GPIO Function & INT# Mapping
- 4 CPU-PEG/DMI/DDI
- 5 CPU-MISC
- 6 CPU-DDR4
- 7 CPU-POWER
- 8 CPU-GND
- 9 DDR4-CHA
- 10 DDR4-CHB
- 11 DDR4-Vref
- 12 PCIE\*16/PCIE\*1
- 13 NA
- 14 NA
- 15 Glitch-free operation
- 16 HDMI1
- 17 HDMI2
- 18 DP to VGA RTD2166
- 19 PCH-DMI/USB/PCIE/SATA/LPC
- 20 PCH-HDA/PMC/CMOS/CNVI/STRAP
- 21 PCH-CLK/XTAL/SPI/DDI
- 22 PCH-POWER/GND
- 23 PCH-STRAP
- 24 Wireless Header/Card reader
- 25 Front USB3.1 TypeA/TypeC
- 26 USB2.0\*4 Connector
- 27 USB3.0\*2 Connector

Page	Index
28	M.2 WLAN/SSD
29	SPI/SMBus
30	FAN/Buzzer/F_Panel
31	Gen2 Re-driver IC/LPC_debug
32	SIOIT8613_DX
33	LAN RTL8111GA
34	USB3.1_LAN Connector
35	AUDIO-ALC662_VD
36	AUDIO-CONN
37	SEQUENCE circuit
38	ATX POWER/EuP circuit
39	DC/DC V1P05A
40	DC/DC VCCGT MOSFET/VSA
41	DC/DC VCCIO
42	DC/DC VCORE MOSFET
43	DC/DC VCORE/VCCGT PWM IC
44	DC/DC VDIMM/VTTC/VPP
45	XDP
46	PWR Delivery
47	PWR Sequence
48	Clock Distribution





## PCH-GPIO function

Pin Name	Power Well	Usage	Default Status
GPP_F16	3VSB	GPP_F16 H: USB power enable	GPI
GPP_E8	VCC3	SATALED_L	SATA_LED#
GPP_A1	N/A	LPC_LAD0	
GPP_A2	N/A	LPC_LAD1	LAD1
GPP_A3	N/A	LPC_LAD2	LAD2
GPP_A4	N/A	LPC_LAD3	LAD3
GPP_G16	3VSB	LPC_PME_L	GPI
GPP_A0	VCC3	KBRST_L_RC	RCIN#
GPP_A6	VCC3	SERIRQ	SERIRQ
GPP_A7	3VSB	PIRQA_L	PIRQA_L
GPP_A9	N/A	PCH_SIO_24M	CLKOUT_LPC0
GPP_A10	N/A	SIO_LPC_24M_R	CLKOUT_LPC1
GPP_E4	VCC3	DEVSLP0	GPI
GPP_F5	3VSB	BOM option	GPI
GPP_D6	3VSB	MODEM_CLKREQ	MODEM_CLKREQ
GPP_D5	3VSB	CNV_RF_RESET	CNV_RF_RESET
GPD5	ATX_3VSB	SLP_S4_L	SLP_S4#
GPD10	ATX_3VSB	GPD10 (ME disable by SW)	SLP_S5#
GPD0	ATX_3VSB	BATLOW_L	BATLOW#
GPD2	ATX_3VSB	LAN_WAKE	LAN_WAKE#
GPP_I11	3VSB	H_SKTOCC_L	GPI
GPP_I12	3VSB	WLAN_DISABLE_L	GPI
GPP_J0	V1P8A	CNV_PA_BLANKING	CNV_PA_BLA NKING
GPP_J4	V1P8A	CNV_BRI_DT	CNV_BRI_DT
GPP_J5	V1P8A	CNV_BRI_RSP	CNV_BRI_RSP
GPP_J6	V1P8A	CNV_RGI_DT	CNV_RGI_DT
GPP_J7	V1P8A	CNV_RGI_RSP	CNV_RGI_RSP
GPP_J8	V1P8A	GPP_J8_CNV_MFUART2_RX	CNV_MFUART2_RXD
GPP_J9	V1P8A	GPP_J8_CNV_MFUART2_RX	CNV_MFUART2_TXD
GPP_B5	VCC3	PCIE1X_CLKREQ_L_R	SRCLKREQ0#
GPP_B6	VCC3	M2CLK_REQ1_L	SRCLKREQ1#
GPP_B9	VCC3	RLAN_CLKREQ	SRCLKREQ4#
GPP_H2	VCC3	PCIE16X_CLKREQ_L_R	SRCLKREQ8#
GPP_H3	VCC3	M2_2280_CLKREQ9_L	SRCLKREQ9#
GPP_I0	N/A	DDPB_HPD0	GPI
GPP_I1	N/A	DDPB_HPD1	GPI
GPP_I2	N/A	DDPB_HPD2	GPI
GPP_K16	VCC3	LPC_PME_L	GPI
GPP_E7	VCC3	GPP_E7_THERM	GPI
GPP_B3	3VSB	BT_DISABLE_L	GPI
GPP_H13	3VSB	GPP_H13 (ACER reserved GPIO)	GPI
GPP_H14	3VSB	GPP_H14 (ACER reserved GPIO)	GPI
GPP_H18	3VSB	BOM option	GPI

## Interrupt mapping

Function	INT#port	PCIE*1 port	Device
SATA		NA	SATA3.0
RLAN		Port6	RTL8111GA
M.2 WLAN		Port7	WLAN Card
M.2 SSD		Port21/22/23/24	M.2 SSD Card
PCIEx1		Port8	PCIEx1 Slot
		DDPB_CTRLDATA/GPP_I6	Display Port B Detected
		DDPC_CTRLDATA/GPP_I8	Display Port C Detected
		DDPB_CTRLDATA/GPP_I10	Display Port D Detected

## SIO-GPIO function

Pin Name	Power Well	Usage	Default Status
GP22	DIMM_5VDUAL	SIO_LED1	PCH_D0B
GP21	DIMM_5VDUAL	SIO_LED0	GP21
GP43	ATX_3VSB	LAN_PWR_CTRL	SST
GP31	3VS	GPP_E7_THERM	SST

## SIO Strap

	Symbol	Value	Description
JP1	DSW_EUP_SEL	1	EUP
Pin-24		0	DSW
JP2	WDT_EN	1	Disable WDT to reset PWROK
Pin-56		0	Enable WDT to reset PWROK
JP3	FAN_CTL_SEL	1	EC Index 63h/73h/7B/A3 is 80h
Pin-58		0	EC Index 63h/73h/7B/A3 is 00h
JP4	K8PWR_EN	1	Disable K8 Power Sequence
Pin-60		0	Enable K8 Power Sequence

## PCH\_CPU-Strap

Pin Name	Usage	Default Status
CFG0	CFG[0]: Stall reset sequence after PCU PCH lock until de-asserted	1 = (Default) Normal Operation
CFG1	CFG[1]: Reserved configuration lane	
CFG2:5:6	CFG[2]:1 = Normal operation CFG[6:5]:11 = 1 x16 PCI Express	Normal operation PCIEX16X
CFG3	CFG[3]: Reserved configuration lane.	
CFG4	CFG[4]: eDP disable :	eDP Enable
CFG7	CFG[7]: PEG Training	1 = (default) PEG Train immediately following RESET# de assertion.
CFG19:8	CFG[19:8]:Reserved configuration lanes.	
SPKR/GPP_B14	Top Swap Override	0 =Disable "Top Swap" mode, (Default)
GSPI0_MOSI/GPP_B18	No Reboot	0 =Disable "No Reboot" mode
SMBALERT#/GPP_C2	TLS Confidentiality	1 =EnableIntel ME Crypto Transport Layer Security (TLS) cipher suite (with confidentiality). Must be pulled up to support Intel AMT with TLS and Intel SBA (Small Business Advantage) with TLS
GSPI1_MOSI/GPP_B22	Boot BIOS Strap Bit MMS	0=SPI
SML0ALERT#/GPP_C5	eSPI or LPC	0 =LPCis selected for SIO.
HDA_SDO	Flash Descriptor Security Override	This signal has a weak internal pull-down. 0 =Enable security measures defined in the Flash Descriptor. (Default) 1 =Disable Flash Descriptor Security (override). This strap should only be asserted high using external pull-up in manufacturing/debug environments ONLY.
GPP_J4/CNV_BRI_DT/ UART0_RTS#	XTAL Frequency Select	0 = 38.4 XTAL Frequency selected. (Default) 1 = 24MHz XTAL Frequency selected.
GPP_J6/CNV_RGI_DT/ UART0_TXD	M.2 CNV Mode Select	An external pull-up or pull-down is required. 0 = Integrated CNVi enable. 1 = Integrated CNVi disable.
GPP_J9	1.8V VCCSP1	The signal has a weak internal pull-down 0 = VCCSP1 is connected to 3.3V rail
GPD7	Reserved	0 = XTAL INPUT IS SINGLE-ENDEDDefault)
SPI0_MISO	Reserved	0 = JTAG OUT 1 = Normal (Default) V
GPP_B23/SML1ALERT#/ PCHHOT#	IntelR DCI-D0B	1 = Enable DCI. (CRB/Datasheet)
GPP_H12/SML2ALERT#	TBD	0 = Master Attached Flash Sharing (MAFS) enable (Default)
SPI0_MOSI	Reserved	0 = Boot Halt 1 = Normal (Default)
SPI0_IO2	Reserved	1 = Consent strap disable (Default)
SPI0_IO3	Reserved	1 = Personality strap disable (Default)
USB_OC3_L	TBD	DPX TEST MODE XTAL INPUT 0 = SINGLE ENDED 1 = DIFFERENTIAL







## DDR4 CH.A

9	M_DATA_A[0..63]	← M_DATA_A[0..63]
9	M_CLK_A_P[0..3]	← M_CLK_A_P[0..3]
9	M_CLK_A_N[0..3]	← M_CLK_A_N[0..3]
9	M_CKE_A[0..3]	← M_CKE_A[0..3]
9	M_CS_A_L[0..3]	← M_CS_A_L[0..3]
9	M_ODT_A[0..3]	← M_ODT_A[0..3]
9	M_MA_A[0..15]	← M_MA_A[0..15]
9	M_DQS_A_P[0..7]	← M_DQS_A_P[0..7]
9	M_DQS_A_N[0..7]	← M_DQS_A_N[0..7]

## DDR4 CH.B

10	M_DATA_B[0..63]	← M_DATA_B[0..63]
10	M_CLK_B_P[0..3]	← M_CLK_B_P[0..3]
10	M_CLK_B_N[0..3]	← M_CLK_B_N[0..3]
10	M_CKE_B[0..3]	← M_CKE_B[0..3]
10	M_CS_B_L[0..3]	← M_CS_B_L[0..3]
10	M_ODT_B[0..3]	← M_ODT_B[0..3]
10	M_MA_B[0..15]	← M_MA_B[0..15]
10	M_DQS_B_P[0..7]	← M_DQS_B_P[0..7]
10	M_DQS_B_N[0..7]	← M_DQS_B_N[0..7]

M_DATA_A5	AE38	DDR0_DQ[0]
M_DATA_A1	AE37	DDR0_DQ[1]
M_DATA_A2	AG38	DDR0_DQ[2]
M_DATA_A3	AG37	DDR0_DQ[3]
M_DATA_A4	AE39	DDR0_DQ[4]
M_DATA_A0	AE40	DDR0_DQ[5]
M_DATA_A6	AG39	DDR0_DQ[6]
M_DATA_A7	AG40	DDR0_DQ[7]
M_DATA_A13	AJ38	DDR0_DQ[8]
M_DATA_A9	AJ37	DDR0_DQ[9]
M_DATA_A10	AL38	DDR0_DQ[10]
M_DATA_A11	AL37	DDR0_DQ[11]
M_DATA_A8	AJ40	DDR0_DQ[12]
M_DATA_A12	AJ39	DDR0_DQ[13]
M_DATA_A14	AL39	DDR0_DQ[14]
M_DATA_A15	AL40	DDR0_DQ[15]
M_DATA_A21	AN38	DDR0_DQ[16]
M_DATA_A18	AN38	DDR0_DQ[17]
M_DATA_A19	AR37	DDR0_DQ[18]
M_DATA_A20	AN39	DDR0_DQ[19]
M_DATA_A17	AN37	DDR0_DQ[20]
M_DATA_A22	AR39	DDR0_DQ[21]
M_DATA_A23	AR40	DDR0_DQ[22]
M_DATA_A25	AW37	DDR0_DQ[23]
M_DATA_A28	AU38	DDR0_DQ[24]
M_DATA_A27	AV35	DDR0_DQ[25]
M_DATA_A31	AW35	DDR0_DQ[26]
M_DATA_A29	AU37	DDR0_DQ[27]
M_DATA_A24	AV37	DDR0_DQ[28]
M_DATA_A30	AT35	DDR0_DQ[29]
M_DATA_A26	AU35	DDR0_DQ[30]
M_DATA_A32	AY8	DDR0_DQ[31]
M_DATA_A36	AW8	DDR0_DQ[32]
M_DATA_A35	AV6	DDR0_DQ[33]
M_DATA_A35	AU6	DDR0_DQ[34]
M_DATA_A33	AU8	DDR0_DQ[35]
M_DATA_A37	AV8	DDR0_DQ[36]
M_DATA_A39	AW6	DDR0_DQ[37]
M_DATA_A38	AY6	DDR0_DQ[38]
M_DATA_A44	AY4	DDR0_DQ[39]
M_DATA_A40	AY4	DDR0_DQ[40]
M_DATA_A47	AT1	DDR0_DQ[41]
M_DATA_A43	AT2	DDR0_DQ[42]
M_DATA_A41	AV3	DDR0_DQ[43]
M_DATA_A45	AW4	DDR0_DQ[44]
M_DATA_A46	AT4	DDR0_DQ[45]
M_DATA_A42	AT3	DDR0_DQ[46]
M_DATA_A49	AP2	DDR0_DQ[47]
M_DATA_A54	AM4	DDR0_DQ[48]
M_DATA_A53	AP3	DDR0_DQ[49]
M_DATA_A50	AM3	DDR0_DQ[50]
M_DATA_A52	AP4	DDR0_DQ[51]
M_DATA_A51	AM2	DDR0_DQ[52]
M_DATA_A48	AP1	DDR0_DQ[53]
M_DATA_A55	AM1	DDR0_DQ[54]
M_DATA_A61	AK3	DDR0_DQ[55]
M_DATA_A63	AH1	DDR0_DQ[56]
M_DATA_A60	AK4	DDR0_DQ[57]
M_DATA_A59	AH2	DDR0_DQ[58]
M_DATA_A62	AH4	DDR0_DQ[59]
M_DATA_A57	AK2	DDR0_DQ[60]
M_DATA_A58	AH3	DDR0_DQ[61]
M_DATA_A56	AK1	DDR0_DQ[62]

AU33	DDR0_ECC[0]
AT33	DDR0_ECC[1]
AW33	DDR0_ECC[2]
AU33	DDR0_ECC[3]
AW33	DDR0_ECC[4]
AW33	DDR0_ECC[5]
AW33	DDR0_ECC[6]
AW33	DDR0_ECC[7]

LGA-1151P-GF

1 OF 12

IL/NIL

DDR0_CKPI[0]	AW18	M_CLK_A_P0
DDR0_CKN[0]	AV18	M_CLK_A_N0
DDR0_CKPI[1]	AW17	M_CLK_A_P1
DDR0_CKN[1]	AV17	M_CLK_A_N1
DDR0_CKPI[2]	AW16	M_CLK_A_P2
DDR0_CKN[2]	AV16	M_CLK_A_N2
DDR0_CKPI[3]	AT16	M_CLK_A_P3
DDR0_CKN[3]	AU16	M_CLK_A_N3
DDR0_CKE[0]	AY24	M_CKE_A0
DDR0_CKE[1]	AW24	M_CKE_A1
DDR0_CKE[2]	AV24	M_CKE_A2
DDR0_CKE[3]	AV25	M_CKE_A3
DDR0_CS[0]	AW12	M_CS_A_L0
DDR0_CS[1]	AU11	M_CS_A_L1
DDR0_CS[2]	AV13	M_CS_A_L2
DDR0_CS[3]	AV10	M_CS_A_L3
DDR0_ODT[0]	AW11	M_ODT_A0
DDR0_ODT[1]	AU14	M_ODT_A1
DDR0_ODT[2]	AU12	M_ODT_A2
DDR0_ODT[3]	AY10	M_ODT_A3
DDR0_BA[0]	AY13	M_BA_A0
DDR0_BA[1]	AV15	M_BA_A1
DDR0_BG[0]	AW23	M_BG_A0
DDR0_MA[16]	AW13	M_MA_A16
DDR0_MA[14]	AV14	M_MA_A14
DDR0_MA[15]	AY11	M_MA_A15
DDR0_MA[0]	AW15	M_MA_A0
DDR0_MA[1]	AU18	M_MA_A1
DDR0_MA[2]	AU17	M_MA_A2
DDR0_MA[3]	AV19	M_MA_A3
DDR0_MA[4]	AT19	M_MA_A4
DDR0_MA[5]	AU20	M_MA_A5
DDR0_MA[6]	AV20	M_MA_A6
DDR0_MA[7]	AU21	M_MA_A7
DDR0_MA[8]	AT20	M_MA_A8
DDR0_MA[9]	AY14	M_MA_A10
DDR0_MA[10]	AU22	M_MA_A11
DDR0_MA[11]	AV22	M_MA_A12
DDR0_MA[12]	AV12	M_MA_A13
DDR0_MA[13]	AV23	M_MA_A14
DDR0_BG[1]	AU24	M_BG_A1
DDR0_ACT#	AY15	M_ACT_A_L
DDR0_PAR	AY15	M_PARITY_A
DDR0_ALERT#	AT23	M_ALERT_A_L
DDR0_DQSN[0]	AF39	M_DQS_A_N0
DDR0_DQSN[1]	AK39	M_DQS_A_N1
DDR0_DQSN[2]	AP39	M_DQS_A_N2
DDR0_DQSN[3]	AU36	M_DQS_A_N3
DDR0_DQSN[4]	AW7	M_DQS_A_N4
DDR0_DQSN[5]	AN3	M_DQS_A_N5
DDR0_DQSN[6]	AJ3	M_DQS_A_N6
DDR0_DQSN[7]	AJ3	M_DQS_A_N7
DDR0_DQSP[0]	AF38	M_DQS_A_P0
DDR0_DQSP[1]	AK38	M_DQS_A_P1
DDR0_DQSP[2]	AP38	M_DQS_A_P2
DDR0_DQSP[3]	AV36	M_DQS_A_P3
DDR0_DQSP[4]	AV7	M_DQS_A_P4
DDR0_DQSP[5]	AU2	M_DQS_A_P5
DDR0_DQSP[6]	AN2	M_DQS_A_P6
DDR0_DQSP[7]	AJ2	M_DQS_A_P7
DDR0_DQSP[8]	AV32	M_DQS_A_P8
DDR0_DQSN[8]	AJ32	M_DQS_A_P9

CPUB

2 OF 12

IL/NIL

M_DATA_B4	AD34
M_DATA_B5	AD35
M_DATA_B7	AG35
M_DATA_B3	AH35
M_DATA_B1	AE35
M_DATA_B0	AE34
M_DATA_B6	AG34
M_DATA_B2	AH34
M_DATA_B13	AK35
M_DATA_B9	AL35
M_DATA_B14	AK32
M_DATA_B15	AL32
M_DATA_B12	AK34
M_DATA_B8	AL34
M_DATA_B10	AK31
M_DATA_B11	AL31
M_DATA_B16	AP35
M_DATA_B20	AN35
M_DATA_B22	AN32
M_DATA_B23	AP32
M_DATA_B17	AN34
M_DATA_B21	AP34
M_DATA_B18	AN31
M_DATA_B19	AP31
M_DATA_B28	AM29
M_DATA_B24	AM29
M_DATA_B30	AP29
M_DATA_B26	AR29
M_DATA_B25	AM28
M_DATA_B29	AL28
M_DATA_B27	AR28
M_DATA_B31	AP28
M_DATA_B32	AR12
M_DATA_B33	AP12
M_DATA_B38	AM13
M_DATA_B34	AL13
M_DATA_B36	AR13
M_DATA_B37	AP13
M_DATA_B39	AM12
M_DATA_B35	AL12
M_DATA_B44	AP10
M_DATA_B45	AR10
M_DATA_B46	AR7
M_DATA_B42	AP7
M_DATA_B41	AR9
M_DATA_B40	AP9
M_DATA_B47	AH6
M_DATA_B43	AP6
M_DATA_B52	AM10
M_DATA_B53	AL10
M_DATA_B55	AM7
M_DATA_B51	AL7
M_DATA_B48	AM9
M_DATA_B49	AL9
M_DATA_B54	AM6
M_DATA_B50	AL6
M_DATA_B61	AJ6
M_DATA_B56	AJ7
M_DATA_B63	AE6
M_DATA_B58	AF7
M_DATA_B60	AH7
M_DATA_B57	AH6
M_DATA_B59	AE7
M_DATA_B62	AF6

AR25	DDR1_ECC[0]
AR26	DDR1_ECC[1]
AM26	DDR1_ECC[2]
AM25	DDR1_ECC[3]
AP26	DDR1_ECC[4]
AL26	DDR1_ECC[5]
AL26	DDR1_ECC[6]
AL26	DDR1_ECC[7]






LGA-1151P-GF

DDR1_DQ[0]/DDR0_DQ[16]	DDR1_CKPI[0]	AM20	M_CLK_B_P0
DDR1_DQ[1]/DDR0_DQ[17]	DDR1_CKN[0]	AM21	M_CLK_B_N0
DDR1_DQ[2]/DDR0_DQ[18]	DDR1_CKPI[1]	AP22	M_CLK_B_P1
DDR1_DQ[3]/DDR0_DQ[19]	DDR1_CKN[1]	AP21	M_CLK_B_N1
DDR1_DQ[4]/DDR0_DQ[20]	DDR1_CKPI[2]	AN20	M_CLK_B_P2
DDR1_DQ[5]/DDR0_DQ[21]	DDR1_CKN[2]	AN21	M_CLK_B_N2
DDR1_DQ[6]/DDR0_DQ[22]	DDR1_CKPI[3]	AP19	M_CLK_B_P3
DDR1_DQ[7]/DDR0_DQ[23]	DDR1_CKN[3]	AP20	M_CLK_B_N3
DDR1_DQ[8]/DDR0_DQ[24]		AY29	M_CKE_B0
DDR1_DQ[9]/DDR0_DQ[25]	DDR1_CKE[0]	AY29	M_CKE_B1
DDR1_DQ[10]/DDR0_DQ[26]	DDR1_CKE[1]	AW29	M_CKE_B2
DDR1_DQ[11]/DDR0_DQ[27]	DDR1_CKE[2]	AU29	M_CKE_B3
DDR1_DQ[12]/DDR0_DQ[28]	DDR1_CKE[3]		
DDR1_DQ[13]/DDR0_DQ[29]		AP17	M_CS_B_L0
DDR1_DQ[14]/DDR0_DQ[30]		AN15	M_CS_B_L1
DDR1_DQ[15]/DDR0_DQ[31]	DDR1_CS[0]	AN17	M_CS_B_L2
DDR1_DQ[16]/DDR0_DQ[32]	DDR1_CS[1]	AM15	M_CS_B_L3
DDR1_DQ[17]/DDR0_DQ[33]	DDR1_CS[2]		
DDR1_DQ[18]/DDR0_DQ[34]	DDR1_CS[3]		
DDR1_DQ[19]/DDR0_DQ[35]	DDR1_ODT[0]	AM16	M_ODT_B0
DDR1_DQ[20]/DDR0_DQ[36]	DDR1_ODT[1]	AL16	M_ODT_B1
DDR1_DQ[21]/DDR0_DQ[37]	DDR1_ODT[2]	AP15	M_ODT_B2
DDR1_DQ[22]/DDR0_DQ[38]	DDR1_ODT[3]	AN15	M_ODT_B3
DDR1_DQ[23]/DDR0_DQ[39]			
DDR1_DQ[24]/DDR0_DQ[40]	DDR1_MA[16]	AN18	M_MA_B16
DDR1_DQ[25]/DDR0_DQ[41]	DDR1_MA[14]	AL17	M_MA_B14
DDR1_DQ[26]/DDR0_DQ[42]	DDR1_MA[15]	AP16	M_MA_B15
DDR1_DQ[27]/DDR0_DQ[43]			
DDR1_DQ[28]/DDR0_DQ[44]	DDR1_BA[0]	AL18	M_BA_B0
DDR1_DQ[29]/DDR0_DQ[45]	DDR1_BA[1]	AM18	M_BA_B1
DDR1_DQ[30]/DDR0_DQ[46]	DDR1_BG[0]	AW28	M_BG_B0
DDR1_DQ[31]/DDR0_DQ[47]			
DDR1_DQ[32]/DDR0_DQ[48]	DDR1_MA[0]	AL19	M_MA_B0
DDR1_DQ[33]/DDR0_DQ[49]	DDR1_MA[1]	AL22	M_MA_B1
DDR1_DQ[34]/DDR0_DQ[50]	DDR1_MA[2]	AM22	M_MA_B2
DDR1_DQ[35]/DDR0_DQ[51]	DDR1_MA[3]	AM23	M_MA_B3
DDR1_DQ[36]/DDR0_DQ[52]	DDR1_MA[4]	AP23	M_MA_B4
DDR1_DQ[37]/DDR0_DQ[53]	DDR1_MA[5]	AL23	M_MA_B5
DDR1_DQ[38]/DDR0_DQ[54]	DDR1_MA[6]	AW26	M_MA_B6
DDR1_DQ[39]/DDR0_DQ[55]	DDR1_MA[7]	DR1_MA[6]	M_MA_B7
DDR1_DQ[40]/DDR0_DQ[56]	DDR1_MA[8]	AY26	M_MA_B8
DDR1_DQ[41]/DDR0_DQ[57]	DDR1_MA[9]	AP18	M_MA_B9
DDR1_DQ[42]/DDR0_DQ[58]	DDR1_MA[10]	AU27	M_MA_B10
DDR1_DQ[43]/DDR0_DQ[59]	DDR1_MA[11]	AV27	M_MA_B12
DDR1_DQ[44]/DDR0_DQ[60]	DDR1_MA[12]	AR15	M_MA_B13
DDR1_DQ[45]/DDR0_DQ[61]	DDR1_MA[13]	AY28	M_MA_B14
DDR1_DQ[46]/DDR0_DQ[62]	DDR1_BG[1]	AW28	M_BG_B1
DDR1_DQ[47]/DDR0_DQ[63]	DDR1_ACT#	AU28	M_ACT_B_L
	DDR1_PAR	AL20	M_PARITY_B
	DDR1_ALERT#	AY25	M_ALERT_B_L

DDR1_DQSN[0]/DDR0_DQSN[2]	AF34	M_DQS_B_N0	
DDR1_DQSN[1]/DDR0_DQSN[3]	AK33	M_DQS_B_N1	
DDR1_DQSN[2]/DDR0_DQSN[4]	AN33	M_DQS_B_N2	
DDR1_DQSN[3]/DDR0_DQSN[5]	AN29	M_DQS_B_N3	
DDR1_DQSN[4]/DDR0_DQSN[6]	AN13	M_DQS_B_N4	
DDR1_DQSN[5]/DDR0_DQSN[7]	AF8	M_DQS_B_N5	
DDR1_DQSN[6]/DDR0_DQSN[8]	AG6	M_DQS_B_N6	
DDR1_DQSN[7]/DDR0_DQSN[9]			
DDR1_DQSP[0]/DDR0_DQSP[2]	AF35	M_DQS_B_P0	
DDR1_DQSP[1]/DDR0_DQSP[3]	AL33	M_DQS_B_P1	
DDR1_DQSP[2]/DDR0_DQSP[4]	AP33	M_DQS_B_P2	
DDR1_DQSP[3]/DDR0_DQSP[5]	AN28	M_DQS_B_P3	
DDR1_DQSP[4]/DDR0_DQSP[6]	AN12	M_DQS_B_P4	
DDR1_DQSP[5]/DDR0_DQSP[7]	AP8	M_DQS_B_P5	
DDR1_DQSP[6]/DDR0_DQSP[8]	AL8	M_DQS_B_P6	
DDR1_DQSP[7]/DDR0_DQSP[9]	AG7	M_DQS_B_P7	
	DDR1_DQSP[8]	AN25	M_DQS_B_P8
	DDR1_DQSN[8]	AN26	M_DQS_B_P9

DDR_VREF_CA	AB40	→	DIMM_CA_CPU_VREF	11
DDR0_VREF_DO	AC40	→		
DDR1_VREF_DO	AC39	→	DIMM_DQ_CPU_VREF_B	11










CPU Steel (T/U pahse)  
P/N: 20-800-005911 SUBASSY\_STEEL...LGA 1155/1156P.W/BACK PLATE.....  
ACA-ZIF-082-P38....LEAD-FREE(RoHS/HF).LOTES









# DIMM\_VREF\_CA





# DIMM\_VREF\_DQ



\*\*PCIE SPEC\*\*  
VCC3:3A  
12V:5.5A  
3VSB:0.375A






20,29 SMBCLK\_STBY SMBCLK\_STBY R202 1 2 0-04 SMBCLK\_STBY R\_SLOT  
20,29 SMBDATA\_STBY SMBDATA\_STBY R205 1 2 0-04 SMBDATA\_STBY R\_SLOT




	Ra	Rb
GPIO PEG Reset	X	V
NO GPIO PEG Reset	V	X

Between PCIe16 & PCIe1





[www.DeviceDB.xyz/files/](http://www.DeviceDB.xyz/files/)  
Telegram: [www.t.me/DeviceDB](https://www.t.me/DeviceDB)

 Elitegroup Computer Systems	
Title NA	
Size Custom	Document Number B36H4-AD
Date: Monday, January 15, 2018	Rev 1.1
Sheet 13 of 49	



[www.DeviceDB.xyz/files/](http://www.DeviceDB.xyz/files/)  
Telegram: [www.t.me/DeviceDB](https://www.t.me/DeviceDB)

 Elitegroup Computer Systems			
Title	NA		
Size	Document Number	Rev	
Custom	B3614-AD	1.1	
Date:	Monday, January 15, 2018	Sheet	14 of 49










## Board Implementation for Critical Signal Glitch-Free Operation









Signal Name	Option 1 (Cap)		Option 2 ( Resistor)		Notes
	3.3V Ramp Rate 5-50 ms (3.3V or 1.8V Signaling Mode)	3.3V Ramp Rate < 5ms (3.3V or 1.8V signaling Mode)	3.3V Signaling Mode	1.8V Signaling Mode	
Signals Required Cap or PD resistor					
SLP_S3#, SLP_S4#, SLP_A#, SLP_LAN#, SLP_WLAN#, SLP_SUS#	330 nF	33 nF	100 K	75 K	Cap or pull-down Required
eDP_BKLTEN eDP_VDDEN	330 nF	33 nF	100 K	75 K	Cap or pull-down Required depending on Panel power sequencing spec or power delivery
SPI0_CLK, EXT_PWR_GATE#	NA	NA	100 K	75 K	Pull-up Required
SLP_S0#,	NA	NA	100 K	75 K	Pull-up Required if device monitoring SLP_S0# pre- RSMRST# de-assertion
Signals Required Cap or Resistor Site (Not populated)					
SLP_S5#, SUS_STAT# / ESPI_RESET#	Cap site		Pull-down resistor site		Site for cap or resistor only
PLTRST# HDA_BCLK / I2S0_SCLK HDA_RST# / I2S1_SCLK I2S1_SFRM / SNDW2_CLK	NA		Pull-down resistor site		Site for resistor only

HDMI1

HDMI的DDI\_TX訊訊, TX0和TX2必需交換1次










HDMI Connector Pin13:CEC  
沒有接好,造成浮空(Floating)  
導致HDCP測試 FAIL








HD_HPD	Status
Hi	Plugged
Lo	unplugged

HDMI2

HDMI的DDI\_TX訊訊, TX0和TX2必需交換1次





HDMI Connector Pin13:CEC  
沒有使用必須懸空(Floating)  
避免HDCP測試 FAIL



HD_HPD	Status
H1	Plugged
Lo	unplugged


HD\_HPD:Internal 100K pull low

5V Tolerant
























# CNV (WiFi PHY) co-exist with M.2 E key.




File	PCH-HDA/MC/CMOS/CNV/STRAP		
Size	Document Number	B36H4-AD	Rev 1.1
Date	Thursday, March 22, 2018	Sheet	20 of 49







 <b>Elitigroup Computer Systems</b>			
<b>Title</b> PCH-POWER/GND			
<b>Size</b> Custom	<b>Document Number</b> B36H4-AD		<b>Rev</b> 1.1
<b>Date:</b>	Thursday, March 22, 2018	<b>Sheet</b>	22 of 49




SPKR 0 = Disable "Top Swap" mode. (Default)  
1 = Enable "Top Swap" mode.  
PCH HAS INTERNAL WEAK PD




SPI0\_MOSI BOOT HALT ENABLED IF LOW  
0 = Boot Halt  
1 = Normal (Default)  
PCH HAS INTERNAL WEAK PU




GPP\_B18 0 = "Reboot" mode. (Default)  
1 = "No Reboot" mode  
PCH HAS INTERNAL WEAK PD.  
This function is useful when running ITP/XDP




SPI0\_MISO 0 = JTAG ODT  
1 = Normal (Default)  
PCH HAS INTERNAL WEAK PU




GPP\_H15 0 = JTAG ODT disable (CRB)  
1 = JTAG ODT enable (Datasheet)




GPP\_C2 0 = Disable TLS. (Default)  
1 = Enable TLS for AMT.  
PCH HAS INTERNAL WEAK PD




GPP\_B23 0 = Disable DCI. (Default)  
1 = Enable DCI. (CRB/Datasheet)  
PCH HAS INTERNAL WEAK PD




GPP\_B22 Boot BIOS Destination  
0 = SPI(Default)  
1 = LPC  
PCH HAS INTERNAL WEAK PD




SPI0\_IO2 0 = Consent strap enable  
1 = Consent strap disable (Default)  
PCH HAS INTERNAL WEAK PU



USB\_OC3\_L DFX TEST MODE  
XTAL INPUT  
0 = SINGLE ENDED  
1 = DIFFERENTIAL




GPP\_C5 ESPI/LPC SELECT STRAP  
0 = LPC Bus (Default)  
1 = eSPI Bus  
PCH HAS INTERNAL WEAK PD



SPI0\_IO3 PERSONALITY STRAP  
0 = Personality strap enable  
1 = Personality strap disable (Default)  
PCH HAS INTERNAL WEAK PU


\* The pull-down resistor is disabled after RSMRST# de-asserts



GPP\_J4 XTAL Frequency Select  
0 = 38.4/19.2MHz. (Default)  
1 = 24MHz  
PCH HAS INTERNAL 20K PD




GPP\_J9 SELECT THE SPI BIOS FLASH INTERFACE OPERATING VOLTAGE  
0 = VCCPSPI connect to 3.3V. (Default)  
1 = VCCPSPI connect to 1.8V.  
PCH HAS INTERNAL 20K PD



This signal has a weak internal pull-down.  
0 = Master Attached Flash Sharing (MAFS) enabled (Default)  
1 = Slave Attached Flash Sharing (SAFS) enabled.



GPP\_J6 Modem Reference Clock Source Select  
0 = Integrated CNVI enable.  
1 = Integrated CNVI disable.





GPD7 XTAL INPUT MODE  
0 = XTAL INPUT IS SINGLE-ENDED (Default)  
1 = XTAL INPUT IS DIFFERENTIAL  
PCH HAS INTERNAL 20K PD








## Card Reader

## Wireless Charger Header




power switch Enable use	RJ5	D26	S4/S5 USB_5V_DUAL	Customer
VDIMM	0ohm (2-3)	NA	0 Volt	Acer S4 W S5 W/O USB_5VDUAL
5VSB	0ohm (1-2)	NA	5 Volt	
★ GPIO	NA	Stuff	S4 : 5 Volt S5 : 0 Volt	


STATUS	S0	S3	S4	S5
GPP_F16	HI	HI	HI	LOW
USB_PWR	ON	ON	ON	OFF



USB3.1 (Gen2)





USB3.1 TYPE-C (Gen2)





**Equalization Settings:**  
EQA/B/C/D are the selection pins for the equalization selection

EQA/B/C/D	Equalizer setting (dB)	
	@2.5GHz	@5GHz
0 (Tie 0Ω to GND)	5.1	10.9
R (Tie Rext to GND)	1.9	6.7
F (Leave Open)	3.5	8.9 (Default)
1 (Tie 0Ω to VDD)	6.8	13.1



FGA/B/C/D are the selection pins for the DC gain

	Flat Gain Settings
FGA/B/C/D	dB
0 (Tie 0Ω to GND)	-3
R (Tie Rext to GND)	-1.5
F (Leave Open)	0 (Default)
1 (Tie 0Ω to VDD)	+2





The left diagram shows the full circuit for the AD8338. It includes a 10V supply, a 100k resistor, a 100nF capacitor, and various pins connected to ground or VDD. The right diagram shows a simplified version with a 100k resistor and a 100nF capacitor.






**AD8338 Pin Connections:**

- Pin 1 (VDD): 10V
- Pin 2 (GND): GND
- Pin 3 (GND): GND
- Pin 4 (GND): GND
- Pin 5 (GND): GND
- Pin 6 (GND): GND
- Pin 7 (GND): GND
- Pin 8 (GND): GND
- Pin 9 (GND): GND
- Pin 10 (GND): GND
- Pin 11 (GND): GND
- Pin 12 (GND): GND
- Pin 13 (GND): GND
- Pin 14 (GND): GND
- Pin 15 (GND): GND
- Pin 16 (GND): GND
- Pin 17 (GND): GND
- Pin 18 (GND): GND
- Pin 19 (GND): GND
- Pin 20 (GND): GND
- Pin 21 (GND): GND
- Pin 22 (GND): GND
- Pin 23 (GND): GND
- Pin 24 (GND): GND
- Pin 25 (GND): GND
- Pin 26 (GND): GND
- Pin 27 (GND): GND
- Pin 28 (GND): GND
- Pin 29 (GND): GND
- Pin 30 (GND): GND
- Pin 31 (GND): GND
- Pin 32 (GND): GND
- Pin 33 (GND): GND
- Pin 34 (GND): GND
- Pin 35 (GND): GND
- Pin 36 (GND): GND
- Pin 37 (GND): GND
- Pin 38 (GND): GND
- Pin 39 (GND): GND
- Pin 40 (GND): GND
- Pin 41 (GND): GND
- Pin 42 (GND): GND
- Pin 43 (GND): GND
- Pin 44 (GND): GND
- Pin 45 (GND): GND
- Pin 46 (GND): GND
- Pin 47 (GND): GND
- Pin 48 (GND): GND
- Pin 49 (GND): GND
- Pin 50 (GND): GND
- Pin 51 (GND): GND
- Pin 52 (GND): GND
- Pin 53 (GND): GND
- Pin 54 (GND): GND
- Pin 55 (GND): GND
- Pin 56 (GND): GND
- Pin 57 (GND): GND
- Pin 58 (GND): GND
- Pin 59 (GND): GND
- Pin 60 (GND): GND
- Pin 61 (GND): GND
- Pin 62 (GND): GND
- Pin 63 (GND): GND
- Pin 64 (GND): GND
- Pin 65 (GND): GND
- Pin 66 (GND): GND
- Pin 67 (GND): GND
- Pin 68 (GND): GND
- Pin 69 (GND): GND
- Pin 70 (GND): GND
- Pin 71 (GND): GND
- Pin 72 (GND): GND
- Pin 73 (GND): GND
- Pin 74 (GND): GND
- Pin 75 (GND): GND
- Pin 76 (GND): GND
- Pin 77 (GND): GND
- Pin 78 (GND): GND
- Pin 79 (GND): GND
- Pin 80 (GND): GND
- Pin 81 (GND): GND
- Pin 82 (GND): GND
- Pin 83 (GND): GND
- Pin 84 (GND): GND
- Pin 85 (GND): GND
- Pin 86 (GND): GND
- Pin 87 (GND): GND
- Pin 88 (GND): GND
- Pin 89 (GND): GND
- Pin 90 (GND): GND
- Pin 91 (GND): GND
- Pin 92 (GND): GND
- Pin 93 (GND): GND
- Pin 94 (GND): GND
- Pin 95 (GND): GND
- Pin 96 (GND): GND
- Pin 97 (GND): GND
- Pin 98 (GND): GND
- Pin 99 (GND): GND
- Pin 100 (GND): GND

USB2.0 connector\*4




15,20,24,25,27,32,37,39,44 SLP\_S3\_L




Elitegroup Computer Systems			
Title			
USB2x4 Connector			
Size		Document Number	
B		B36H4-AD	
Date:			Rev
Thursday, March 22, 2018			1.1
Sheet		26 of 49	



## M.2 WIFI




## M.2 SSD









## SMbus Logic Circuit




## SPI ROM







CPU\_FAN 4 pin circuit




SYS\_FAN 4 pin circuit



Buzzer circuit




Front Panel circuit









Power LED circuit

www.DeviceDB.xyz/files/  
Telegram: www.t.me/DeviceDB


## LPC\_DEBUG header circuit







# 8111GA:1V+-5% MAX 300mA Internal Switching Regulator



## 8. Power Sequence





Figure 3. Power Sequence

Table 16. Power Sequence Parameter

Symbol	Description	Min	Typical	Max	Units
Rt1	3.3V Rise Time	0.5	-	100	ms
Rt2	3.3V Off Time	50	-	-	ms
Rt3	1.0V (REGOUT) Settle Time	-	-	15	ms






Note: See the following section for power sequence requirements.

## LAN Power Circuit by BIOS




LAN_PWR_CTRL	S0-S3	S4/S5	deep sleep S4/S5	G3->S5	Clear CMOS -> S5
No WoL	High	High	Low	High	High
WoL	High	High	High	High	High

# USB3.1 Gen1/Gen2 +LAN






			S0	S3	S4	S5	G3 to S5
<div>Rear Side</div> <div>ActiveSpeed</div>	Active LED (Single Color)	Access	Blink	Blink	Blink	Blink	
		Not Access	OFF	OFF	OFF	OFF	
	Speed-LED (Dual Color)	Disconnected	OFF	OFF	OFF	OFF	
		1000: ON with Amber Color	ON				
		100: ON with Green Color	ON				
		10: OFF	OFF				







# MIC Bias




Elitegroup Computer Systems			
Title			
AUDIO-ALC662_VD			
Size			
Custom	Document Number	B36H4-AD	Rev 1.1
Date: Friday, March 23, 2018			
Sheet 35 of 49			

# Front IO Connector

Near to COMBO JACK/MIC Connector




A	B	C
PIN	FUNCTION	
3Q	LINE IN-JD	
3P	AUGND	
31	LINE IN_L	
34	LINE IN_R	
G1	AUGND	
2Q	LINE OUT-JD	
2P	AUGND	
21	LINE OUT_L	
24	LINE OUT_R	
G2	AUGND	
1Q	MIC IN-JD	
1P	AUGND	
11	MIC IN_L	
14	MIC IN_R	
5	AUGND	




PN:03-100-700872  
TVS ARRAY..ESDA6V8BLF-3/TR..SOT-23,5V.....LEAD-FREE(RoHS/HF).WILLSEMI


## VCCIO & VR ENABLE




## PCH\_PWROK & VCCST




## RSMRST#






## Power down sequence



## DPWROK




## ATX 24PIN




## +ATX\_3VSB


Vout : 3.3V  
Imax : 3A  
P : 5.1W



## EuP Lot6 Power Saving Circuit




## Min Load 12V1



SLPSUS_L	SYS_STANDBY
H	V
L	X



**+V1P05A**




























1. /